Abstract-Protocol testing for the purpose of certifying the implementation's adherence to the protocol specification can be done with a test architecture consisting of remote tester and local responder processes generating specific input stimuli, called test sequences, and observing the output produced by the implementation under test. It is possible to adapt test sequence generation techniques for finite state machines, such as transition tour, characterization, and checking sequence methods, to generate test sequences for protocols specified as incomplete finite state machines. For certain test sequences, the tester or responder processes are forced to consider the timing of an interaction in which they have not taken part; these test sequences are called nonsynchronizahle. The three test sequence generation algorithms are modified to obtain synchronizable test sequences. The checking of a given protocol for intrinsic synchronization problems is also discussed. Complexities of synchronizable test sequence generation algorithms are given and complete testing of a protocol is shown to he infeasible.
Abstract-Protocol testing for the purpose of certifying the implementation's adherence to the protocol specification can be done with a test architecture consisting of remote tester and local responder processes generating specific input stimuli, called test sequences, and observing the output produced by the implementation under test. It is possible to adapt test sequence generation techniques for finite state machines, such as transition tour, characterization, and checking sequence methods, to generate test sequences for protocols specified as incomplete finite state machines. For certain test sequences, the tester or responder processes are forced to consider the timing of an interaction in which they have not taken part; these test sequences are called nonsynchronizahle. The three test sequence generation algorithms are modified to obtain synchronizable test sequences. The checking of a given protocol for intrinsic synchronization problems is also discussed. Complexities of synchronizable test sequence generation algorithms are given and complete testing of a protocol is shown to he infeasible.
To extend the applicability of the characterization and checking sequences, different methods are proposed to enhance the protocol specifications: special test input interactions are defined and a methodology is developed to complete the protocol specifications.
P I. INTRODUCTION
ROTOCOL implementation assessment methods are used t o determine that a particular implementation (in the following simply called "implementation" or "I") adheres t o t h e specification of the protocol. There seems to be agreement on a general architecture t o be used for testing one or more layers of the OS1 protocol hierarchy [ 41, [ I O ] , [ 171. A remote tester (also called "active tester," "tester," or "T" for short) and a supplementary test module (also called "test responder," "responder," or "R") directly connected to the implementation, and playing the role of the implementation's service user, constitute the major parts of this architecture, as shown in Fig. l(a) . This paper addresses the problem of selecting test.sequences for protocol implementation assessment. Assuming finite state machine (FSM) models for protocol specification, various methods developed for FSM's implemented in hardware and software can be applied to the selection of test sequences for protocols, as reported earlier [ 21. In the context of the underlying test architecture, however, certain problems of synchronization between the tester and the responder may arise.
The paper first gives a short review of the application [ 201 of three finite state test sequence selection methods, (i.e., transition . tours [ 151, characterization [ 71, and checking Paper approved by the Editor for Computer Communications of the IEEE Communications Society for publication after presentation in part at the SIGCOMM '83 Symposium on Communication Architecture and Protocols, Austin, TX, March 1983 . Manuscript received December 10, 1982 revised September 16,1983. Most protocol specifications define incompletely specified machines, i.e., for certain machine state and input signal pairs there is no transition specified. Therefore, the test sequence selection methods have been generalized for the case of incomplete machines [20] . Unfortunately, these methods are not always applicable. Section V thus contains a discussion of different strategies for partially completing protocol specifications in view of making them easier t o test. The X.25 virtual circuit establishment and clearing protocol is taken as an example. Also, the class 0 transport protocol is taken as the main example to demonstrate the properties of the different test sequence selection methods.
A short comparison of the three methods is also given.
In Section VI, the complexities of the test sequence generation algorithms and the effect of synchronization to the complexities are discussed. Complete testing of a real protocol is shown to be infeasible.
TEST SEQUENCE GENERATION FOR PROTOCOLS
The testing methods explained in [ 71, [ 131, [ 151 , are briefly explained below, using as an example the state machine specification of the ISO/CCITT class 0 transport protocol [ 1 11 shown in Fig. 2 .
A. Transition Tour Method
An input sequence starting with the initial state and covering all transitions defined in the protocol specification is called a transition tour [ 1.51. A transition tour for the transport protocol is shown in Fig. 3(a) .
Formulas for the upper bound on the length of transition tours depending on the size of the specification are given in Table I . For the specification of Fig. 2 , the upper bound and the actual length of the transition tour of Fig. 3 (a) are listed in Table 11 . Table I contains upper bound formulas and their  complexities for all three methods, and Table I1 shows actual lengths and upper bounds for this and other types of protocols. Table ( --of P and W is applied starting with the initial state and followed by a transfer sequence back to the initial state (also called reset) t o be ready for the next sequence.
B. The W-Method
As long as a W-set exists, this method is applicable t o incompletely specified machines. For the transport protocol of Fig. 2 , DR (the disconnect request protocol data unit) is a W-set, a single sequence of length one. A complete test sequence for the protocol is given in Fig. 4 .
C. The D-Method: Checking Sequences
Checking sequences can be used to test machines that have a distinguishing sequence (DS)
[ 131. A checking sequence consists of two parts: first a state recognition part, and then a transition checking part; The state recognition part starting with the initial state is designed to display the response of each state to the sequence DS-DS. Transfer sequences might be used in this part when necessary. The transition checking part checks individual transitions that are not checked in the state recognition part and can be defined as
where U stands for set union and the x i are the machine transitions to be checked.
As long as a DS exists, the D-method is applicable t o incom.pletely specified machines. A DS for the transport protocol of Fig 
> D. Fault Detectiorl Capability of the Methods
The transition tour method is the simplest approach, but it does not detect all errors in an implementation, i.e., errors in the next state function of the FSM may remain undetected. A characterization sequence or a checking sequence detects any misbehavior, also in the case of incompletely specified machines, as long as the method is applicable. However, this is only true as long as it can be assumed that the implementation behaves like a FSM with a number of states smaller than or equal to the specification. Unfortunately, this assumption is often difficult to check, and implementations may introduce ,additional states due to resource management and other practical considerations. It is therefore interesting to note that additional implementation states can be accommodated by the W-method, with, however, the penalty of increased test sequence lengths.
The fault detection is demonstrated by the following simple example. Assume that the following erroneous behavior is realized by an implementation of the transport protocol. In state 4 under input N-Dind, the next state is 4 (instead of 1 as indicated in Fig. 2 
No error is detected!
SYNCHRONIZATION PROBLEMS IN TEST SEQUENCES
Test sequences reported in [ 201 were generated with the assumption that the tester and responder are directly syn- chronized with one another. In the architecture of Fig. l(a) , however, the tester and responder are distributed over two sites, and they are only synchronized through the interactions with the implementation. This may lead to synchronization problems between the tester and the responder, which are explained in this section. Section IV then contains considerations for avoiding them.
A. Basic Interaction Model
The implementation . T and R may send or receive a message to/from I when they execute a state transition.
I can receive a message from T or R , or it can send a message to one or both of T or R after receiving a message from one of them. The system has a predefined initial state:
all queues gmpty and all three processes in their initial states.
) Basic Interaction Sequences IBIS):
A sequence of transitions of the implementation, tester, and responder defines a transition sequence for each process. In the following, abstraction is made from the particular transitions, only the information whether an input is received ( R ) or an output i s sent ( 8 ) Test sequences discussed in Section I1 are composed of transitions of process I , each starting in the initial state. Hence, a test sequence, such as the one in Fig. 3(a) , can be easily converted into a corresponding BIS by replacing each transition with its corresponding basic transition.
From a given test sequence, it is possible to obtain BISes for T and R as well. The execution steps of I that do not involve any interaction with either T or R will be shown as-in the corresponding BIS. The BIS for T corresponding t o a given Lemma to the test sequence.
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The test sequences shown in Figs. 3(a) and 4 were derived in 1201 without concern for possible synchronization problems. It is easily seen that they contain synchronization problems, as indicated by "*"s. The sequence of Fig. 3 Table III 
(a) contains two violations, both of the type R I T S I T R I R S I T , which is one of the pairs listed in

C. Protocol Specifications with Intrinsic Synchronization Problems
For certain protocol'specifications, it is impossible to avoid synchronization problems. Such a situation occurs in the case that a transition piT from state j to state k is of one of the types
R I R , R I R S I T , R A R S I R , or R I R S I R S I T , and each transition p i entering state j is of one of the types R I T or R I T S I T .
Then each pair pipi is a nonsynchronizable pair of transitions. Therefore, 'the execution of the transition p i implies a synchronization problem. We caU such a transition nonsynchronizable. A 
dual situation exists for the case that all pi are of types R I R or R I R S I R , and p i is of one of the types R I T , R I T S I T , R I T S I R , or R I T S I T S I R .
IV. GENERATION OF SYNCHRONIZABLE TEST SEQUENCES
Each test sequence generation method discussed in Section I1 may give rise, for a given protocol specification, to different 'test sequences depending on the way the method is implemented. It is clear from the discussion of Section I11 that some of these sequences are not applicable in the test architecturs of Fig. l(a) because they violate the synchronization rules. The different methods can be adopted to generate only synchronizable test sequences, unless the protocol is intrinsically nonsynchronizable. These adaptations are specific to each method, as explained below. The basic approach in all cases is to check each new transition added to the sequence in order to see whether it is synchronizable with its predecessor. This check is based on Table III(b) which lists all nonsynchronizable pairs of transitions.
A. Transition Tours
Any graph traversal algorithm such as the one given in [ 22 1 can be modified to obtain a transition tour. Each transition t o be added to the sequence by the algorithm is first checked whether it forms a synchronizable pair together with the last transition of the sequence [using Table III 
If it is not synchronizable, a different transition from the present state is considered. If no suitable transition exists from the present state, the selection algorithm backtracks to the previous state continuing the tour from there in a different way. This process continues until all the transitions of the machine are covered. In general, it may be necessary to deviate from the goal of obtaining minimum length sequences.
Applying such an algorithm to the transport protocol, the transition tour of Fig. 3(b) is obtained. .The length of this sequence is 34, as in Fig. 2 ; in this case the length is not increased.
B. Characterization Sequences
Algorithms to find a W-set and to construct a testing tree (and, hence, to calculate P -W, without resets) are given in [ 61 .
Any shortest path finding 'algorithm, such as the one in [ 81, can be used for determining the resets. Synchronizable characterization sequences can be obtained in three steps as follows.
In
Step 1, all subsequences of P -W (without resets) are checked for synchronization problems using a "subsequenc; checking algorithm" which checks all pairs of consecutive transitions in a sequence for synchronization problems, using Table III (b) . If a subsequence of P -W has synchronization problems, the use of a different W set or testing treeP may be considered, possibly leading to longer sequences.
In
Step 2, each subsequence of P -W is completed by appending a synchronizable reset sequence using a backtracking algorithm similar to the one for transition tours explained above.
Step 3 the subsequences obtained in step 2 are merged together to obtain a single synchronizable test sequence. Any "concatenation algorithm" could be used which puts the subsequences in such an order that no synchronization problem is generated.
A synchronizable W-sequence for the transport protocol can be obtained using the same testing tree as for Fig. 4 . Due to longer reset sequences, it contains four more transitions than Fig. 4. 
C. Checking Sequences
Ignoring the problem of synchronization, an algorithm for finding a DS can be found in [ 131, and algorithms for state recognition and transition checking parts are reported in [ 91.
Shortest path algorithms can be used for finding transfer sequences.
The follow&g measures are proposed to obtain synchronizable test sequences. 1) A synchronizable DS must be found, not necessarily of minimal length.
2) The state recognitipn part obtained according to [9] is checked using the "subsequence checking algorithm" mentioned above. In case of synchronization problems, changing the transfer sequences should first be considered. The use of a different DS may also be considered.
3) The transition checking step is checked-with a two-part procedure. Fiist each subsequence xi.DS in the set TC as defined in Section I1 is checked by the "subsequence checking algorithm." If one of the tests fails, a different DS should be generated, if it exists. In the second step, the transition checking part as a whole is checked for synchronization. In the case of synchronization problems, a different order of the subse-, quences and/or different transfer sequences should be considered.
4) Finally, the state recognition and transition checking parts are combined using an appropriate transfer sequence.
A synchronizable checking sequence for the transport protocol can be obtained containing three more transitions than the sequence reported in [ 20 J .
V. SPECIFICATION ENHANCEMENTS FOR TESTING
The transition tour method is generally applicable for the generation of test sequences; unfortunately, it does not have full fault detection capability. The other two methods could be applied as long as a DS or a W-set exists, which was the case for the transport protocol.
Two approaches can be taken in order to make the W-and D-methods applicable, if the original protocol specification does not have a DS and/or W-set: 1) the protocol specification may be enhaficed by defining special test interactions and transitions (i.e., "read state" and "set state" transitions as described in [ 161 ) , and 2 ) the specification (usually incomplete) may be completed until a W-set or DS is obtained.
These two enhancement techniques will be discussed in the following sections.
A. Special Test Transitions
A "read state" transition is by .definition a DS and a W-set, and a "set state" transition can be used as a transfer sequence (in particular for resets) of length one.
:
The advantages.of using "read state" and "set state" transitions for testing can be summarized as follows, 1) It becomes possible to apply any of the test sequence generation methods discussed in Section 11.
2) Minimum length test sequences are obtained in a i three cases. W-set and DS are minimal (of length one) and transfer sequences for all methods have length one.
3) Incompletely specified machines can be tested verifying only the specified part. It should be'noted that the special test transitions are also subject to testing. Any implementation error of these transitions will be detected by the D-or Wmethods.
Test sequences for the X.25 DTE and the U.K. transport protocol.[ 141 were obtained using the special test transitions. The lengths of these sequences are given in Table 11 . In obtain-IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. COM-32, NO. 4, APRIL 1984 ing the upper bounds the following parameters were used: n = 8 , q = 3 5 , L = l , k = 5 , m = l , w = :
for the X. 25 DTE, and n = l O , q = 3 2 , t = l , k = 6 , m = l , w = l for the U.K. transport protocol.
B. Completing Specifications
In order to make the protocol more easily testable, an incomplete specification of a protocol may be completed in the following four stages. 1) One state is added to the model, namely the "protocol and user error" state (if not already present).
2) Unspecified transitions for any input and state are specified to lead to the error state.
3) There should exist at least one transition which takes the protocol out of the error state, as, for instance, the disconnect request input.
4) The error state should ignore all other inputs and stay in the same state.
A criterion for the choice of outputs for the added transitions should be t o avoid intrinsic synchronization problems. (See also examples in Section V-C.)
With the above approach, a W-set is obtained unless the resulting specification has an intrinsic synchronization problem. The existence of a DS depends on the protocol, and it might be necessary to introduce new output symbols in order to obtain a DS (see also [ 131) . After obtaining a W-set and/or DS as explained above, the error transitions specified in stages 2) and 4) above can be removed, if the input symbol does not occur in the W-set and/or DS.
C. Completing the X.25 Specification for Testing
The completion procedure above was applied to the X.25 DTE protocol, leading to the specification of Fig. 5 . As discussed in Section 111-E, the resulting table has intrinsic synchronization problems. There are two possible solutions to the problems related to state 8. No solution will be offered for the problems related to the user-error state, since these entries can be removed from the table (they are not required by the test methods considered below).
I ) Output Specifications and W-Sets: As far as output in response to erroneous inputs is concerned, we adopt the proposals of [ 11. As far as interactions with the user are concerned, N-Err indications are returned in response t o all erroneous inputs from the user. With certain modifications t o Fig. 5 (indicated inside parentheses) , we identify the following W-sets.
The existence of these two W-sets, each containing only interactions from the DCE or the user, respectively, facilitates the selection of a synchronizable characterization sequence. It is possible to recognize the state of the implementation ynder test by applying one of these sets, depending on which side received the last output from the implementation. The synchronization problems are thus avoided.
) Transition Tour and Characterization
Sequences: A transition tour for the X.25 DTE defined in Fig. 5 was generated to cover the transitions in the state table, except the user error transitions which were considered to remain unspecified. The sequence has a length of 97, and no synchronization problems.
A characterization sequence was generated based on the two W-sets defined above, and the P-set (empty sequence ignored):
This sequence has a length of 408 and no synchronization problems.
The Ignoring the synchronization problem, the complexities of the lengths of the test sequences are shown in Table I . The complexities of the algorithms for finding these test sequences are as follows.
Transitioii Tour: The depth-first search algorithm [ 21 ] has the complexity of O(n -I-k ) and the breadth-first search algorithm [ 81 used for transfer sequence generation of O(nk). Since this algorithm can be called nk -1 times in the worst case, the complexity of the transition tour generation algorithm is O(n2k2).
W-Method: Reference [ 71 gives the complexity of the algorithms for this method as 0(n3k). D-Method: For the complexity of an algorithm to find a DS, we assume that the most expensive operation is searching a list containing all possible state groupings (this list has a size of 2n -l), whose complexity is O(2n). From [ 131 in the worst case, this search will be done nn times. The algorithms to generate a D-sequence [9] are graph traversal algorithms, with a complexity of O(nzk2); thus, the complexity of the algorithms for this method becomes O(nn f n 2 k 2 ) .
In finding synchronizable test sequences, the algorithm for intrinsic synchronization problems is a necessary first step. Hence, n 2 k should be added to the complexities of the algorithms. Our practical experience with the protocols listed in Table I1 shows that in these cases it is possible t o find synchronizable test sequences with lengths close t o those which are found when the synchronization problem is ignored.
In the case of real protocols, the number of states (see Section 11-D) and inputs can be very large due to the implementation considerations and to the variations in interaction parameters of input primitives. For example, a 125 byte DT SAKIKAYA AND ANN: IZATION 395 primitive of the transport protocol of Fig. 2 would introduce 'l1oO0 different inputs. The above considerations therefore show that "complete testing"of a real protocol is practically impossible. Similar conclusions were reached in [ 161 for the complete testing of an HDLC protocol. For the application of the test methods described in this paper, it must therefore be assumed. that a suitable FSM is a realistic approximation of the protocol to be tested.
VII. CONCLUSIONS
Test sequence generation methods (transition tours, W -and D-methods) are applicable to protocols specified as incomplete FSM's. The transition tour has a limited and the other methods have full fault detection capabilities. The transition tour method is generally applicable; the application of the other two methods requires the protocol possessing a W-set or DS, respectively.
With a remote testing architecture, as shown in Fig. 1 , the synchronization between the tester and responder modules. becomes an issue. It is shown in Section I11 that test sequences can be checked for synchronization problems by associating each interaction of a test sequence with the tester or responder module, respectively. Synchronizable test sequences can be generated using modified versions of the algorithms developed for each of the testing methods. Longer test sequences might be the price t o pay. However, this is only possible if the protocol design does not include any intrinsic synchronization problems. It is not clear whether intrinsic synchronization problems can always be avoided by making appropriate changes to the protocol specification. The case of X.25 is discussed in Section V.
Two methods to enhance protocol specifications are described in Section V. These methods lead to protocol specifications that are.more easily testable, especially in view of using the W -and D-methods. However, it is not clear whether such methods can be applied for the case of any particular protocol, since they lead t o additions and/or changes to the protocol specification. While this paper concentrates on exhaustive test methods and limits the discussion to protocol specifications that are given as finite state machines, most real protocols are more complex in nature. Therefore, the methods discussed here will only be applicable to a limited extent in the case of a real protocol. For instance, many protocol specifications include additional state variables and parameters for the input-output interactions [ 121, and typical test sequences must include means for verifying the correct behavior in relation to these interaction parameters (see, for example, [31) . Complexity considerations of Section VI (see also [ 161) preclude the feasibility of exhaustive testing in these cases. Some results on test sequence selection considering interaction parameters are reported in [ 2 1 ] . More research is needed for a better understanding of these issues.
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